ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
  • Load image into Gallery viewer, ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
  • Load image into Gallery viewer, ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
  • Load image into Gallery viewer, ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
  • Load image into Gallery viewer, ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
  • Load image into Gallery viewer, ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board
  • Load image into Gallery viewer, ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board

ALINX AXVU13G: Xilinx Virtex UltraScale+ XCVU13P FPGA Development Board

Regular price
£13,658.99
Sale price
£13,658.99
Regular price
Sold out
Unit price
per 

Lead time: 3 Weeks

Tax included only for the UK. Shipping calculated at checkout.

Description

AXVU13G is a flagship High Performance XCVU13P FPGA Development Board, 2x 200G QSFP-DD, 7x 100G QSFP28, 1x FMC+, 1x FMC, 9x pair SMA to GTY, 3x pair SMA to FPGA HPIO, enabling high signal processing bandwidth, rich expandability. Ideal for data center AI/HPC acceleration, 100G+ Network, high-end ASIC/SoC prototyping and verification, radar/communication real-time signal processing.

The SOM model is ACVU13. For a high-end Heterogeneous Computing Development Board also using this SOM, check our HEA13.

FPGA Specification
SOM ACVU13
FPGA XCVU13P-2FHGB2104I
Speed Grade -2
Chip Level Industrial Grade
Working Temperature -40℃~85℃
System Logic Cells (K) 3,780
CLB Flip-Flops (K) 3,456
CLB LUTs (K) 1,728
Max. Distributed RAM (Mb) 48.3
Total Block RAM (Mb) 94.5
UltraRAM (Mb) 360.0
DSP Slices 12,288
Peak INT8 DSP (TOP/s) 38.3
PCIe® Gen3 x16 4
150G Interlaken 8
100G Ethernet w/ KR4 RS-FEC 12
GTY 28.21 Gb/s Transceivers 76
Max. Single-Ended HP I/Os 702

Board Features

DDR4 2 Groups of 5x 2GB, total 20GB, 80bit Bus, Data Rate 2666Mbps
QSPI Flash 2x 128MB, for FPGA bin file and user data storage
Crystal Oscillator 2x 200MHz Differential Crystal, Reference Clock for the FPGA and DDR4
QSFP-DD 2x QSFP-DD 200G, each to 8x GTY with channel speed up to 25Gbps
QSFP28 7x QSFP28 100G, each to 4x GTY with channel speed up to 25Gbps
FMC+ 1x FMC+, compatible with FMC+ and FMC
FMC 1x FMC
Gigabit Ethernet 1x 10/100/1000M Ethernet with RJ45 for data exchange
SMA 9x pair SMA Differential I/O to FPGA GTY
3x pair SMA Differential I/O to FPGA HPIO
for customer differential signal I/O testing.
DIP Switch 1x 4-bit, for simple testing.
USB UART for Serial Communication with PC/Devices
SD Card Slot 1x micro SD Card Slot, support SD Mode and SPI Mode
JTAG 14-pin 2.00mm Standard JTAG port for Program Debug and Download
LED 6x LEDs:
SOM: 1 User, 1 DONE
Carrier: 2 User, 2 UART (TX/RX)
Push-Buttons 1x: Reset
Power Supply

Voltage Input: +12 V DC, PCIE slot or PCIE 8-pin

Current Input: Max. Current 15 A

What's Included
FPGA Board 1 DC Fan (installed) 1
Mini USB Cable 1 Programming Cable 1 set
12V Power Adapter 1 SD Card 1x
SMA cable 6x SMA Adapter (Angle) 7x
Dimensions
Dimension 255.00mm x 210.00mm
PCB Independent GND and Power Layers

AXVU13G User Manual (PDF, Simplified Chinese)

Full documentation including Schematics, Demo projects (if applicable) will be provided by CodeRobin.

Customer Reviews

Be the first to write a review
0%
(0)
0%
(0)
0%
(0)
0%
(0)
0%
(0)